physical-verification
Hardware and datacenter | physical-verification — signoff physical verification: design-rule check, layout-versus-schematic, parasitic extraction, power-grid IR drop and electromigration on full-chip hierarchical layouts
Siemens Calibre, Synopsys IC Validator / StarRC, Cadence Pegasus / Quantus, KLayout (open)
Similar systems
Share the most building blocks with this one.